ABSTRACT: Detector-plane prototypes of the very forward calorimetry of a future detector at an e + e − collider have been built and their performance was measured in an electron beam. The detector plane comprises silicon or GaAs pad sensors, dedicated front-end and ADC ASICs, and an FPGA for data concentration. Measurements of the signal-to-noise ratio for different feedback schemes and the response as a function of the position of the sensor are presented. A deconvolution method is successfully applied, and a comparison of the measured shower shape as a function of the absorber depth with a Monte-Carlo simulation is given.
Introduction
Future e + e − colliders offer a rich experimental program that addresses many open issues in elementary particle physics. For example, the recent discovery of a Higgs boson [1] challenges to fully exploit the mechanism of Spontanuous Symmetry Breaking. For the moment, two such colliders, distinguished by their acceleration concepts and by their energy reach, are being studied; the International Linear Collider (ILC) [2] , based on superconducting cavities, and the Compact Linear Collider (CLIC) [3] with the two-beam concept. For the ILC, two types of detectors are under design, the International Large Detector (ILD) [4] and the Silicon Detector (SiD) [5] . Similar concepts are also worked out for CLIC, CLIC_ILD and CLIC_SiD [3, 6] . For the luminosity determination, a system of very forward detectors is designed, which can be adapted to any of the detectors at future linear colliders.
Two special calorimeters [7] are foreseen in the very forward region of a future detector, the Luminosity Calorimeter (LumiCal) and the Beam Calorimeter (BeamCal). The LumiCal will measure the luminosity with a precision of better than 10 −3 at 500 GeV centre-of-mass energy and 3×10 −3 at 1 TeV centre-of-mass energy at the ILC, and with a precision of 10 −2 at CLIC. The BeamCal will perform a bunch-by-bunch estimate of the luminosity and, supplemented by a pair monitor, assist beam tuning when included in a fast feedback system [8] . Both calorimeters extend the detector coverage to low polar angles, important e.g. for new particle searches with a missing energy signature [9] . A sketch of the design is shown in Figure 1 for the ILD detector. The LumiCal is positioned in a circular hole of the end-cap electromagnetic calorimeter ECAL. The BeamCal is placed just in front of the final focus quadrupole. LumiCal covers polar angles between 31 and 77 mrad and BeamCal, between 5 and 40 mrad.
Both calorimeters consist of 3.5 mm-thick tungsten absorber disks, each corresponding to around one radiation length, interspersed with sensor layers. Each sensor layer is segmented radially and azimuthally into pads. The read-out rate is driven by the beam-induced background. Due to the high occupancy originating from beamstrahlung and two-photon processes, both calorimeters need a fast readout. Front-end (FE) and ADC ASICs are placed at the outer radius of the calorimeters. In addition, the lower polar-angle range of BeamCal is exposed to a large flux of low energy electrons, resulting in depositions up to one MGy for a total integrated luminosity of 500 fb −1 at 500 GeV. Hence, radiation hard sensors are needed.
Prototype detector planes assembled with FE-and ADC-ASICs for LumiCal and for BeamCal have been built. In this paper, results of their performance following tests in an electron beam are reported.
Prototype detector planes
The detector planes consist of silicon or gallium arsenide (GaAs) pad sensors instrumented with FE and ADC ASICs. The sensors are sufficiently fast to be used for both the ILC and the CLIC colliders. The current FE electronics is designed for the ILC.
Silicon sensors
Prototypes of LumiCal silicon sensors have been designed at the Institute of Nuclear Physics PAN in Cracow [10] and manufactured by Hamamatsu Photonics. A picture of a sensor is shown in Figure 2 . Its shape is a ring segment of 30 • and it contains four sectors, 7.5 • each. The thickness of the n-type silicon bulk is 320 µm. The pitch of the concentric p + pads is 1.8 mm and the gap between two pads is 100 µm. All sensors were characterised in the laboratory for their electrical qualities. The capacitance as a function of the bias voltage for different pads is shown in Figure 3 (a). The leakage current of the same pads is shown in Figure 3 (b). The bias voltage for full depletion ranges between 35 and 60 V and the leakage currents per pad are below 6 nA. Pad capacitances between 10 pF (L2 Ch2), for the smallest pads, and 25 pF, for the largest pads (L2 Ch64), were measured [10, 11] . The pad capacitance measurements as a function of the bias voltage also show that the sensor resistivity is of the order of 0.7 × 10 6 Ωm [10].
GaAs sensors
The BeamCal prototype sensors have been produced by Tomsk State University. The sensors were produced using the liquid encapsulated Czochralski method and were doped with Sn, as a shallow donor, and compensated with chromium, as a deep acceptor. This results in a semi-insulating GaAs material with a resistivity of about 10 7 Ωm. It should be noted that, due to the properties of the compensated material, the hole lifetime is very low and the signal is predominantly generated by electron drift. As a consequence, the maximum reachable charge-collection efficiency of the GaAs sensor is 50% for particles fully crossing the sensor. The GaAs sensor has a thickness of 500 µm. Its shape is a ring segment of 22.5 • . The inner radius is 48 mm and the outer one, 114 mm. It is metallised with 1 µm of Ni on both sides. One side has a solid metallisation and the opposite side is segmented into 12 rings and each ring into pads with different area depending on the radius, as shown in Figure 4 . The total number of pads is 64. The minimal pad area is 18 mm 2 and the Before the beam-test, the sensors were characterised in the laboratory. The charge-collection efficiency (CCE) and the leakage current were measured as a function of the applied voltage and are shown in Figure 5 and Figure 6 , respectively, for several pads. The CCE saturates at 50% at field strength of 0.2 V/µm for all pads. Pad capacitances vary between 5 pF for the smallest pads and 12 pF for the largest pads. Previously, a study was done to determine the radiation hardness of the compensated GaAs sensors in a 10 MeV electron beam [12] . The charge-collection efficiency was measured during irradiation. It drops by a factor of 10, but a signal from a minimum ionising particle is still visible after an absorbed dose of 1.5 MGy. The leakage current of a pad before irradiation was about 0.4 µA. After exposure to a dose of 1.5 MGy, the leakage current increased to about 1 µA at an electric-field strength of 0.4 V/µm. 
Detector planes
Thin printed circuit boards (PCBs) with copper traces were used as fan-outs. They were glued to sensors. The fan-out itself was screwed to an additional PCB carriage with a window corresponding to the sensor shape. Fan-out traces at one end were bonded to a connector to the read-out electronics board and at the other end to the pads through small holes. High voltage was applied to the fully metalised side of the sensor. Finally, the fully assembled prototypes were put into a light-tight shielding box.
Readout electronics
The readout electronics were developed according to the specifications imposed by operating conditions and constraints [13] . The frond-end circuits were designed to work in two modes: the physics mode and the calibration mode. In the physics mode (low gain) the detector should be sensitive to electromagnetic showers resulting in high energy deposition and the front-end electronics should process signals up to almost 10 pC per channel. From the above specifications, a general concept of the readout chain, comprising dedicated readout ASICs, was outlined, as shown in Figure 7 . The main blocks of the signal-processing chain are sensor, FE-electronics ASIC, ADC-ASIC and Field Programmable Gate Array (FPGA) based data concentrator.
Front-end electronics
To fulfill the above requirements, the front-end architecture comprising a charge sensitive amplifier, a pole-zero cancellation circuit (PZC) and a shaper was chosen [15] , as shown in Figure 8 . In order to cope with large input charges in the physics mode and the small ones in the calibration mode, a variable gain in the charge amplifier and shaper was implemented. The "mode" switch in Figure 8 changes effective values of the feedback circuit components R f , C f , R i , C i and so changes the transimpedance gain of the front-end. In the preamplifier feedback and the PZC two versions of resistance were implemented; a standard passive resistance, henceforth referred to as R f feedback, and a MOS transistor working in a linear region, henceforth referred to as MOS feedback. In addition, for the calibration mode, the preamplifier gain in the MOS feedback version was set two times higher than in the R f feedback version. Setting the PZC parameters properly (C f R f = C p R p ) and equalizing shaping time constants (C i R i = C p (R p ||R s )) one obtains the first-order shaping, equivalent to a CR-RC filter, with a peaking time T peak = C i R i , which was set close to 60 ns. The prototype ASIC, containing 8 front-end channels (4 with R f feedback, 4 with MOS feedback), was designed and fabricated in 0.35 µm four-metal two-poly CMOS technology. The area occupied by a single channel is 630 µm × 100 µm. The photograph of the prototype glued and bonded on the PCB is shown in Figure 9 . Systematic measurements of the essential parameters like gain, noise, high count-rate performance and crosstalk, were performed and described in detail in [15] , confirming the expectations.
Multichannel ADC
To apply an analog-to-digital conversion in each front-end channel, a dedicated low power, small area, multichannel ADC is needed. For an ILC detector, a sampling rate of about 3 MS/s will be sufficient while for the beam-test purpose a much faster ADC, allowing few samples per pulse, is beneficial. To meet both requirements, a general purpose variable-sampling-rate ADC with scalable power consumption was developed.
The block diagram of the designed multichannel digitiser ASIC [16] is shown in Figure 10 . It comprises eight 10-bit ADCs with variable power and sampling frequency (up to 24 MS/s), a configurable digital serializer circuit, fast variable power Low Voltage Differential Signaling (LVDS) I/O circuits, a set of Digital-to-Analog converters for automatic internal current and voltage control, a precise bandgap voltage reference and a temperature sensor. The only external signals needed, apart from a power supply, are reference voltages to set the range of the ADC input signal. The developed digitiser comprises also the power-pulsing functionality. About 10 ADC clock periods are needed to restart the correct ADC operation after the pause. A micrograph of the multichannel ADC prototype, glued and bonded on a PCB, is shown in Figure 11 . The prototype ASIC was fabricated in 0.35 µm, four-metal two-poly CMOS technology. The active size of the ASIC is 3.17 mm × 2.59 mm. Eight ADC channels are placed in parallel with 200 µm pitch and are followed by the serializer and LVDS pads, while the analog and digital peripheral circuits are on the ASIC sides. The complete measurements of performance, comprising static and dynamic parameters, power consumption, crosstalk, etc., were done and described in detail in [16] . An effective resolution (ENOB) of 9.7 bits was measured in the whole sampling frequency range and for the input frequency up to Nyquist frequency. A fully assembled detector plane is shown in Figure 12 [17] . In order to increase the system flexibility and to allow the operation with different sensors, the signal is sent to the front-end electronics through a multi-way connector. The signal is then amplified, shaped and continuously digitised. Four pairs of front-end and ADC ASICs, 8 channels each, giving 32 channels in total are placed on the readout board. Power pulsing for the ADC was done by sending a control signal, while for the front-end, additional external switches disconnecting the bias currents were used. To analyse the data, i.e. to reconstruct the signal amplitude and time, and to perform pile-up studies, special attention was given to ensure a sufficiently high ADC sampling-rate and very high internal-data throughput between the ADC and the FPGA. The signal is sampled with a 20 MS/s rate, and digitised with a 10-bit resolution, resulting in a raw data stream of about 6.4 Gb/s. To fulfill the high throughput requirements, the digital back-end was implemented on a low-cost, highdensity Spartan XC3500E FPGA [18] and the ATxmega128A1 microcontroller [19] . The digitised data stream is continuously recorded in a buffer inside the FPGA. When a trigger is received, the acquisition is interrupted and the microcontroller firmware builds an event packet and transmits it to a host PC.The prototype system was fabricated and assembled on a 6-layer PCB.
Detector plane
To verify and to quantify the multichannel readout performance, various laboratory measurements of different system sections and the complete readout chain were done. For the analog part, the measurements of input dynamic range, gain, and noise and their uniformities were performed. For the digital part, the data transmission rate and the event trigger rate in different readout conditions were measured. The performance of the complete readout system in a self-triggering mode was verified with cosmic rays. Additionally, the measurements of power consumption and thermal system behavior in the power-pulsing mode were done. These measurements are described in [17] . After successful completion of the laboratory tests, the developed readout system was used in the beam-tests.
Beam-test instrumentation and analysis tools
During 2010 and 2011, the FCAL collaboration performed three beam tests. These were the first tests of the LumiCal silicon-and the BeamCal GaAs-sensors prototypes equipped with a full readout chain. In 2010, the readout comprised a board with two front-end ASICs (16 channels) and an external ADC. In 2011, the complete 32 channel readout module described in Section 3 was used. The detector module performance results include basic signal studies, signal-to-noise measurements, study of tracking with the telescope, response uniformity over the sensor area and shower development measurements with tungsten absorber plates upstream of the sensors. The beam tests were performed at the DESY-II Synchrotron with secondary electrons at different beam-energy. The scheme of the setup for the 2011 test period is shown in Figure 13 .
Beam-tests setup
The particles crossed three planes of the ZEUS MVD telescope [20] (MVD). The horizontal and vertical beam size was about 5x5 mm 2 . Scintillation counters upstream and downstream of the setup were used in coincidence as trigger counters. In the 2010 tests the sensor was mounted between the second and the third MVD plane inside a shielded PCB box. In 2011, the sensor was installed downstream of the three MVD planes, as shown in Figure 13 . The sensor was mounted on a remotely movable X-Y table.
Telescope
Each plane is made of two 300 µm thick single-sided silicon strip sensors of 32x32 mm 2 size with a strip pitch of 25 µm and a readout pitch of 50 µm. The strip directions of the two sensors in a module are perpendicular to each other. Using the data from each telescope plane, the track of the beam electron can be determined and the point where it hits the device under test (DUT) can be accurately calculated.
A track reconstruction algorithm was developed using the hit-point coordinates for each telescope plane. The distance between the predicted and the measured hit-point coordinates were minimised. The centroids of the clusters of electric charge produced by the passage of incident electrons in the telescope planes were stored. The algorithm used the following condition:
where (x im , y im ) are the measured coordinates and (x ip , y ip ) are the predicted coordinates given by the intersection point of a line with each telescope plane. Special runs were used to align the MVD planes. The residuals of the intersection point on each telescope plane was determined with an accuracy of about 10 µm, as can be seen in Figures 14(a) and 14(b) . After a survey it was still necessary to make some relative shifts between telescope planes, however the shifts were less than 100 µm.
Data Aquisition System (DAQ)
During the 2010 test the data acquisition system (DAQ) was composed of two separate systems, that of the MVD and that of the detector planes. Each recorded and stored the data independently. A veto scheme was used to ensure that both DAQ systems acquire the same number of events and the event building was done off-line.
For the 2011 tests the EUDAQ [21] , a global DAQ software, was used to collect the data from the detectors and to stream simultaneously telescope data to the same file. The trigger logic unit (TLU) [22] was used to generate and distribute a trigger to sub-detectors. Beside acting as a coincidence unit, the TLU provided for each trigger a trigger identification number. This number was used during the data analysis to synchronize between events in a robust way.
To enable the detector-module testing in both synchronous and asynchronous operation modes, the beam revolution clock was delivered from the accelerator to the test setup to synchronise it with the ADC clock.
Deconvolution
In the setup with the full readout chain, comprising ADC, the pulses were sampled continuously with a frequency of about 20 MHz, asynchronously to the beam, recording 32 samples per channel on the readout board. When the trigger arrived, the acquisition was stopped and a file with 32 samples per each channel was recorded. From the recorded samples, amplitude and time information were reconstructed using a deconvolution procedure outlined below.
The pulse shape at the front-end electronics output is a convolution of the sensor signal and the front-end response. Digitising the output pulse with a continously running ADC and using the known pulse response of the front-end, one can apply a transformation, hereafter referred to as deconvolution, to recover precise time and amplitude of the sensor signal.
The pulse at the front-end electronics output is a convolution of the sensor signal and the front-end response. Sampling and digitising the pulse with a continuously running ADC and taking advantage of a known pulse shape one can perform the inverted procedure, deconvolution, to get the information about the time and the amplitude of the pulse.
The deconvolution idea was proposed for use in pulse shaping in high-energy physics experiments at the beginning of the 90's [23] . It was then implemented in different versions of Analog Pipeline Voltage (APV) ASICs designed for experiments synchronous with beams like CMS at LHC, where the deconvolution was performed by an analog pulse-shape processor (APSP) [24] . The deconvolution principle can be also succesfully used in asynchronous systems to obtain precise timing information in a few ns range, in addition to good signal to noise ratio (SNR) and pileup rejection [25] .
For a unit impulse input in a sensor, a semi-Gaussian response V sh (s) = 1 (s+1/τ) 2 , with time constant τ, is obtained at the output of a CR-RC shaper. To reconstruct the original sensor signal, a deconvolution filter with a transfer function,
is applied. The discrete time implementation of such a filter in a digital domain may be obtained using the Z transform. Using the pole-zero mapping, each pole or zero (on the S plane) is replaced by its mapped z position according to z = e sT smp , where T smp is the sampling period. The formula (4.2) transforms to
where z −1 is a unit delay. From Eq.(4.3), the expression for deconvolution filtering in a time domain is obtained as
It may be noticed that the deconvolution filter is very light, requiring only two multiplications and three additions. In Figure 15 , an example of the deconvolution filter response to a sampled shaper output is shown. The deconvolution procedure produces only one non-zero sample (Figure 15 amplitude proportional to the input pulse. This is the case only when the input pulse is synchronised with the sampling clock. In any other case, the filter produces two non-zero samples (Figure 15 right). The ratio of these samples depends on the phase difference between the input pulse and the sampling clock. Since this ratio is a monotonic function of the phase shift, it can be used to determine the arrival time of the input pulse. The amplitude of the input pulse is obtained from the sum of two non-zero samples multiplied by a time-depended correction-factor. All these operations can be done using look-up tables, possibly offline.
Beam-test results
In 2010, several million triggers have been recorded for two sensor areas, on either a LumiCal or a BeamCal detector plane equipped with sensor and front-end ASICs. In 2011, a similar number of triggers have been recorded on a complete detector plane equipped with sensor, front-end ASIC, ADC ASIC, and FPGA-based back-end.
Study of a detector plane with a silicon sensor
During the 2010 beam test the analog signals were digitised by an external 14-bit ADC (CAEN V1724) with 100 MS/s. The digitised waveforms of 4 channels readout in parallel are shown in Figure 16 [11] . Common Mode Noise (CMN) is determined and subtracted from the raw data, taking into account the different front-end gain for the channels with MOS and R f feedback.
Amplitude spectrum and signal-to-noise ratio
The amplitude is measured with respect to the baseline. Firstly, the average of 32 samples before the arrival of the pulse was used to estimate the baseline mean value, as well as the baseline RMS for each channel, defining the noise. The baseline mean value was subtracted from all samples, shifting the average baseline to zero. The amplitude is obtained as the maximum value of the signal. The amplitude spectrum shown in Figure 17 is fit well by a convolution of a Landau distribution and a Gaussian for the signal and a Gaussian for the pedestal. The amplitudes in the pedestal peak are obtained when the acquisition is triggered and no particle is crossing the considered pad. Such a situation is expected to be frequent, having in mind that the beam is collimated to approximately 5×5 mm 2 while the single pad width is only 1.8 mm. Using the most probable value (MPV) and the width of the pedestal, signal-to-noise values between 16 and 22 are measured before the CMN subtraction, and between 28 and 33 after it.
Crosstalk
The relation between signal amplitudes on neighboring pads was studied to evaluate the crosstalk level between pads. Only events identified to lie further than 200 µm from the pad border were used, to minimize the effect of charge sharing. The crosstalk coefficients between all channels are presented in Figure 18(a) . One can see a positive correlation between amplitudes of neighboring channels, that can be interpreted as a crosstalk. For the crosstalk measurement, the common mode subtraction procedure was not applied to avoid artificially introduced biases. Significant crosstalk can be observed only between the closest neighbors. In Figure 18 (b) the estimated crosstalk for pads with long fanout traces (1 -8) and short fanout traces (56 -64) is shown. The highest crosstalk is observed for pads with the longest fanout traces (A0 -A7) attached to it. Moreover, there is a significant difference between channels with different feedback type, which can be explained by the differences in the input impedance.
Signal deconvolution
During the beam-test in 2011 the complete readout module with ADC conversion was used. The data were collected in two modes of operation, synchronous and asynchronous with the beam clock. Figure 19 : Effect of deconvolution processing (green) on input pulses (red). The pulses were timealigned using the time information obtained from the deconvolution algorithm. For illustration, an example event is shown as squares.
An example of measured points collected in the asynchronous mode is presented in Figure 19 . To extract information about the pulse amplitude and time, the deconvolution method, as described in paragraph 4.4, was used. The waveform, representing an analog output of the front-end electronics captured with a very fast digital oscilloscope, is shown as a reference in red. The events were precisely time-aligned using the information about the time obtained from the deconvolution processing algorithm. The pulse duration after deconvolution is shorter as expected and the amplitude is correctly reconstructed. The signal to noise ratio after deconvolution was similar to the one obtained without deconvolution, running the system in synchronous way. Using a track fit from the MVD telescope, the impact position of the beam electron on the sensor is calculated. The distribution of hits is shown in Figure 20 . The colors, characterising the pads, are assigned to each point in case the signal in the pad is above a certain threshold. The pad structure for the LumiCal sensor is correctly reproduced.
Response as a function of the position on the sensor
In Figure 21 the average amplitude is shown as a function of the position across two adjecent pads. In between the pads a drop of about ∼ 10% is observed in the the 100 µm gap between pads. Figure 21 : The mean of the signal amplitude as a function of the hit position on the border between two adjecent pads. The star points represent the sum signal of the two neighboring pads for each strip.
Shower development
Using the electron beam, the shower development as a function of the depth of absorber in front of the sensor plane was measured. Because of the stochastic character of the electromagnetic shower development, and having one sensor layer, only average quantities were analysed. For these studies, the electron beam was directed to the center of the instrumented area of the sensor plane. For each absorber thickness, a MC simulation using the GEANT4 framework was done. The electron beam was modeled as isotropically distributed electrons with parallel tracks collimated into a square shape corresponding to the size of the trigger scintillator counters.
Tungsten absorber plates of 3.5 mm thickness, corresponding roughly to one radiation length each, were positioned in front of the sensor plane. For each configuration, 50.000 events were collected and analysed.
The average energy deposited in the instrumented area as a function of the tungsten plate thickness is shown in Figure 22 [26] . The result of the MC simulation is in good agreement with the measurement. The measured shower maximum is observed after six radiation lengths.
Study of a detector plane with a GaAs sensor
The beam-test data in 2010 were taken using a GaAs pad sensor, FE ASICs and an external 8-bit flash ADC V1721 performing at 500 MS/s. An example of a signal is shown in Figure 23 . For each Figure 23 : A digitised signal of one channel recorded with a 500 Ms/s ADC.
trigger the signal is digitised in a time window of 1.5 µs. In the first 500 ns, the average baseline and its RMS were evaluated. The adjacent time window of 300 ns is used to analyse the signal. During the 2011 beam test, the signal was split after the FE ASIC and simulataneously digitised by the external ADC (8-bit) and the ADC ASIC (10-bit) on the readout board. Both results are shown in Figure 24 , and found to be of the same shape. The raw signal shapes of four adjacent channels of an ASIC are shown in Figure 25 . Small common-mode noise is observed which is subtracted from all raw data, taking into account different gains in the channels. 
Amplitude spectrum and signal-to-noise ratio
The signal amplitude is defined as the difference between the maximum ADC value in the signal time window, as shown in Figure 23 , and the average baseline. As an example, an amplitude spectrum is shown in Figure 26 The signal-to-noise ratio was measured using the MPV values and the standard deviation of the pedestal distributions. As an example, the sigma of the pedestal is shown using the amplitude from the 32 readout pads in Figure 28 as a function of the pad size. As can be seen, the noise depends, as expected, almost linearly on the pad size for both front-end feedback types. The values for the R f feedback are about half the values for the MOS feedback.
Using the MPV values of the amplitude distribution, the signal-to-noise values are determined for all channels as 1) and are shown in Figure 29 . The slight slope is due to the larger pad areas at low channel numbers. Similarly to section 4.4, data were collected in two modes to test the deconvolution method. Figure 30(a) shows the raw signal, the raw signal after CMN subtraction and the deconvoluted signal. For the GaAs data, the time constant is τ = 60 ns and the sampling interval of the ADC ∆t=50 ns were used. The pulse after deconvolution is significantly shorter.
Figure 30(b) shows the correlation between the amplitude measured with the ADC and the amplitude obtained after deconvolution in the synchnonous mode. A perfect linear dependence is observed. For the asynchronous operation mode the sum of two non-zero deconvoluted amplitudes shows the same linear dependence with a slightly larger spread [27] . exhibits a drop of about 10% in the region of the gap.
Conclusions
Detector plane prototypes for LumiCal and BeamCal were prepared and tested in an electron beam with energies between 2 and 5 GeV. The detector planes comprised silicon or GaAs pad sensors, FE ASICs, ADC ASICs and an FPGA for orchestrating the readout. For both detectors, signal-to-noise ratios between 20 and 30 are obtained. The performance of FE ASICs with R f and MOS feedback is very similar. A deconvolution method was applied to reduce the amount of recorded data keeping the timing and amplitude information of signals. From studies of the detector response as a function of the beam-electron impact point, a uniform performance was found apart of a reduction of the amplitude of about 10% around the gaps between adjecent pads. A Monte-Carlo simulation of the shower shape as a function of the absorber depth shows good agreement with the measurements. The measured sensor and read-out electronics parameters match the design requirements for the very forward calorimeters at a future linear e + e − collider.
